Military & Aerospace/Avionics COTS Conference


August 22-25, 2000



Commercial Off-The-Shelf (COTS) Program

ESD LATENCY - Reliability Investigation & Analysis







Mike Sandor & Shri Agarwal 4800 Oak Grove Drive Pasadena, CA 91109

JPL


8-24-00

AGENDA

- Background Investigation
- Experimental Approach
- ESDL Data & Failure Analysis
- Conclusions
- Recommendations

8-24-00

ACKNOWLEDGEMENT



The work was performed at

Jet Propulsion Laboratory

California Institute of Technology

under contract to the

National Aeronautics and Space Administration

JPL Contributors:

Mike Sandor

Shri Agarwal

Tets Miyahira

Duc Vu

Sid Johnson


Dina El Deeb

Chris Zuniga

8-24-00

3

ESDL CONCERN FOR SPACE HARDWARE



Because of different ESD tolerance of components there is no way of identifying which components have been affected except by testing at the component level.

The issue at hand:

Is the ESDL reliability concern being overstated if board level testing passes?

8-24-00

ESDL STUDIES STIR CONTROVERSY




- Studies done using life test yield inconclusive results
- Most latent failures are simply leak pins
- On-chip protection negates further degradation
- Possibility of receiving a stress large enough to cause damage but small enough not to destroy is remote
- Unlikely that degradation will worsen over the operational life of the device
- ESDL physics is not well understood
- Experiments have proved inconclusive
- Little rigorous work done on latency

JPL

8-24-00

5

ESDL LITERATURE SURVEY



Latency Pros & Cons:

General EOS/EQD Equation - No

VLSI Circuits Degrade Due To ESD Stress Below ESD Rating Voltage -Yes

CDM Only Reproducible Field Degradation and Its Reliability Aspect - Yes

Characterization and Failure Analysis of Advanced CMOS Sub-Micron Structures -No

ESD Latency Effects in CMOS Integrated Circuits - Yes

Metallurgical Study of ESD Damage in DRAM - Yes

ESD Sensitivity and Latency Effects of Some HCMOS ICs - Yes

Investigation of Latent Failures Due to ESD in CMOS ICs - Yes


Event-Dependent ESD Latent-Failure Behavior of Bipolar ICs - Inconclusive

Latency and the Physical Mechanisms Underlying Gate Oxide Damage - Yes

8-24-00

JPL

ESD DEFINITION



Electrostatics:

Static charge buildup (- or +) from the "triboelectric" effect that occurs when two dissimilar materials are rubbed together.

A person walking across a carpet can produce electrostatic charges on the human body up to 35,000 volts.

Electrostatic Discharge (ESD):

Electrostatic charge buildup that is dissipated to another object that has less charge - a grounded object e.g. grounded doorknob

.**IPI**

8-24-00

7

ESDLatency DEFINITION(s)

- 1. ESDL failure is defined as a flaw in the structure that is not as an entart at the time of its onset, but that will reveal itself by facilitating a hard failure at a subsequent, normally nonfatal stress to which the device is subjected during ordinary use.
- 2. An ESD induced defect which does not initially cause an out-of-spec condition but does cause a reliability failure during operational life.
- 3. ESDL A Walking Wounded Device that can fail anytime during early life or operating life.

Entry Lie Fallens

Living Seyman America

Living Fallens

Livi

8-24-00 JPL

POTENTIAL FAILURE MECHANISMS/MODES FROM ESD




Catastrophic/ or Latent

- Field/Gate Oxide Rupture
- Dendrite Formation
- Hot Spots due to silicon damage
- Melted Channels (connecting hot spots)
- Increased Leakage Current
- Junction Burnout/Drain-Source Short
- Risetime Effects (timing)
- Hot Carrier Reduced Lifetime
- TDDB Reduced Lifetime
- Enhanced Interconnect Electromigration (see attach A)
- Resistor Damage

JPI


9



EXPERIMENTAL APPROACH TAKEN

8-24-00 PL

EXPERIMENTAL PART CANDIDATES



Buffer

Three Scaled Devices Chosen:

	,		
Size:	4u	3u	1.25u
Package:	DIP	DIP	DIP
SS:	100	100	100


"Standard scaling practices, while optimized for device operation to process logic, have often been shown to have a negative impact on ESD performance".


Buffer


Ref: SEMATECH TT 98013452A-TR

Devices: Memory

However, we believe that the process & design protection circuits play a vital role as well.










A Static Charged Human Can Reach 35,000 Volts!



Susceptibility Ranges of Devices Exposed to ESD From a Person:

100 - 200V 100 - 300V

GaAsFET **JFET**

MOSFET

140 - 10,000V 250 - 3000V

Schottky Diodes

300 - 2.500V Bi-Polar Transistors 380 - 7,000V

Op Amp

CMOS

190 - 2500V 500 - 1500V

ECL SCR

680 - 1,000V

8-24-00

Classification Criteria: Class 1 - ≤ 2000 Fails

Class 2 - ≥ 2000 ≤ 4000 Passes

Class 3 - ≥ 4000 Passes

EXPERIMENTAL DATA



Test Intervals:


Pre-ESD, Post Burn-in @ 200, 400, 800 and 1700 hours **Monitored Test Parameters**:**


- Input current low and high
- Output current low and high
- Shorted output current
- Propagation delays
- Quiescent supply current
- Operating current
- Leakage current
- •Three-state output leakage current, output high and low
- •Protection diode voltage
- Functionality


**>32,000 measurements per part type


8-24-00 **JPL**


16

















POLYSILICON RESISTOR DAMAGE ANALYSIS


ESD input protection resistors used are typically series elements - diffused or polysilicon

- Diffused resistors can be advantageous because the parasitic diode inherent in the structure dissipates some energy into the substrate
- Polysilicon resistors are electrically isolated from the substrate therefore all of the energy is dissipated in the resistor which can lead to damage in the resistor itself

Ref. "A design Methodology for ESD Protection Networks," Proc. 1985 EOS/ESD Symp.

8-24-00

CONCLUSIONS FROM ESDL INVESTIGATION



ESD Latent damage may be detectable by its electrical signature but its lifetime behavior is not predictable. Latent damage can result in permanent failure under some stress conditions and thereby poses a reliability concern. Device outputs with latent damage can fail if subjected to stress such as current loading. However, inputs with latent damage seem less likely to fail if they are under nominal electric fields. This is highly dependent on where the damage resides. Input resistors are likely to be more immune to latent failure than damaged junctions or gate oxides. This experiment did not validate any lifetime latent failures on the inputs exposed to low ESD.

JPL

8-24-00

25

RISK MITIGATION USED on PARTS EXPOSED to ESD



Recommendations:


- 1. Test parts 100% (DC/AC) @ 25 C with R/R
- 2. Use IDDQ test where possible
- 3. Reject parts that are outliers or do not fall within 1 sigma of parametric distribution
- 4. Screen parts 100% with 240 hr dynamic BI
- 5. Repeat steps 1 and 3

Perform FA on known ESD parts to gain added information e.g. I/Os & Inputs failure mechanism

JPI

8-24-00

RISK MITIGATION USED on CCA Exposed to ESD



Recommendations:

Option A

- 1. Remove & test I/O parts 100% (DC/AC) @ 25 C with R/R
- 2. Use IDDQ test where possible
- 3. Reject parts that are outliers or do not fall within 1 sigma of parametric distribution

Option B

- 4. Screen CCA(s) 100% with min 240 hr dynamic BI
- 5. Reject CCA(s) that do not fall within 1 sigma of expected performance goals

Option C

1. Replace CCA with new one

8-24-00

27

PREVENTING ESD/ESDL is SERIOUS BUSINESS!





Environment/Handling Requirements:

- · Wrist Straps
- · Anti-static smocks
- · Anti-static gloves & finger cots
- · Dissipative table tops and mats
- Grounded tip soldering irons
- Grounded stools and chairs
- Anti-static & shielded bags
- Protective tote boxes
- · Protective DIP tube & magazines
- · Grounded carts
- · Humidity control
- Air Ionization
- 8-24-00

- Voltage suppressors
- Conductive floor tiles
- · Shoe grounding straps
- · Edge connector shorting bars





ATTENTION
OBSERVE
PRECAUTIONS
FOR
ELSCTROSTATIC
DISCHARGE
SENSITIVE
DEVICES

Reference ESD Control Standard: ANSI/ESD S20.20-1999


28

JPL





RECOMMENDATIONS for FUTURE WORK



- 1. Additional characterization for different technologies and design schemes to better understand and possibly predict the reliability of latent damage
- 2. Establish an ongoing database with industry and others to identify component ESD tolerance levels

8-24-00